

CLAIMS

Having thus described our invention, what we claim as new and desire to secure by Letters Patent is as follows:

- Sub
Ar
- 1 1. A method of forming a field effect transistor (FET) transistor, comprising:
 2 providing a substrate;
 3 forming a layer on the substrate, the layer having a side surface;
 4 forming an epitaxial channel on the side surface, the channel having a
 5 first sidewall;
 6 removing the layer for exposing a second sidewall of the channel;
 7 forming source and drain regions coupled to ends of the first channel;
 8 and
 9 forming a gate adjacent to at least one of the sidewalls of the channel.

- 10 2. A field effect transistor (FET) comprising:
 11 a substrate;
 12 a source region and a drain region in the substrate, each of said source
 13 region and said drain region having a top, bottom and at least two side
 14 diffusion surfaces, the source and drain regions separated by an epitaxially
 15 grown channel region having a top, bottom and side channel surfaces
 16 substantially coplanar with corresponding ones of the diffusion surfaces;
 17 a gate adjacent the top and the side channel surfaces and electrically
 18 insulated from the top and side channel surfaces; and
 19 the gate comprising a planar top surface, the planar top surface having
 20 a contact for receiving a gate control voltage for controlling the FET.

- 1 3. The FET as recited in claim 2, wherein the source and drain have a contact
 2 for receiving a control voltage for controlling the FET.

- 3 4. The FET as recited in claim 2, wherein the gate is substantially centered
4 between and substantially parallel to said source region and said drain region.
- 1 5. The FET as recited in claim 2, further comprising a silicide layer that
2 contacts a top surface of said gate.
- 1 6. The FET as recited in claim 2, further comprising a dielectric layer that
2 contacts a first side end and a second side end of said gate.
- 1 7. The FET as recited in claim 2, further comprising a dielectric that contacts
2 side surfaces of the channels.
- 1 8. The FET as recited in claims 2, where the gate is comprised of polysilicon.
- 1 9. The FET as recited in claim 2, wherein the channel is approximately one
2 fourth of a length of the FET.
- 1 10. The FET as recited in claim 2, further comprising a dielectric material in
2 the gate for electrically separating the gate into two electrically isolated
3 portions, each having a substantially coplanar top surface and a contact pad on
4 each respective substantially coplanar top surface.
- 1 11. The FET as recited in claim 2, wherein said epitaxial channel is formed of
2 a combination of Group IV elements.
- 1 12. The FET as recited in claim 2, wherein said epitaxial channel is formed of
2 an alloy of silicon and a Group IV element.

1 13. The FET as recited in claim 2, wherein said epitaxial channel is formed of
2 an alloy of silicon and at least one of germanium and carbon.

1 14. A method for forming a double gated field effect transistor (FET),
2 comprising the steps of:
3 forming on a substrate a first and a second epitaxially grown channels;
4 etching areas within a silicon layer to form a source and a drain,
5 wherein a side surface of the source and the drain contact opposing end
6 surfaces of the first and second epitaxially grown channels; and
7 forming a gate that contacts a top surface and two side surfaces of the
8 first and second epitaxially grown channels and a top surface of the substrate.

1 15. The method as recited in claim 14, wherein the forming step comprises the
2 steps of:
3 forming first and second silicon lines, each end of the silicon lines
4 contact an end of the source and the drain;
5 forming an etch stop layer on an exposed side surface of each of the
6 first and second silicon lines;
7 epitaxially growing first and second silicon layers on each etch stop
8 layer;
9 etching away the first and second silicon lines and etch stop layers;
10 filling areas surrounding the first and second epitaxially grown silicon
11 layers and between the source and the drain with an oxide fill;
12 etching a portion of the oxide fill to form an area that defines a gate,
13 wherein the area that defines the gate is substantially centered between and
14 substantially parallel to the source and the drain; and
15 depositing a material to form a gate.

1 16. The method as recited in claim 15, further comprising the steps of:
2 etching the oxide fill between the gate the source to expose the first and
3 second epitaxially grown silicon layers; and
4 etching the oxide fill between the gate and the drain to expose the first
5 and second epitaxially grown silicon layers.

1 17. The method as recited in claim 16, further comprising the step of forming
2 an oxide on the first and second epitaxially grown silicon layers.

1 18. The method as recited in claim 17, wherein the oxide is silicon dioxide.

1 19. The method as recited in claim 16, further comprising the steps of:
2 implanting a portion of the epitaxially grown silicon layers between the
3 gate and the source; and
4 implanting a portion of the epitaxially grown silicon layers between the
5 gate and the drain.

1 20. The method as recited in claim 18, wherein the implanting step is in the
2 range of 10 to 45 degrees relative to a vector perpendicular to a top surface of
3 the epitaxially grown silicon layers.

1 21. The method as recited in step 14, wherein the implants are done in a series
2 at approximately 90 degrees relative to each other.

1 22. The method as recited in claim 14, further comprising the step of forming a
2 contact on each of the gate, the source and the drain.

1 23. The method as recited in claim 14, wherein the gate material is polysilicon.